


# DESIGN OF WORKSTATION BASED X. 25 PROTOCOL ANALYSER

by

Major S. L. KAPOOR



DEPARTMENT OF ELECTRICAL ENGINEERING

INDIAN INSTITUTE OF TECHNOLOGY, KANPUR

JANUARY, 1987

87  
Th  
EE/1987/4/  
1K/4/d

87  
S

# **DESIGN OF WORKSTATION BASED X. 25 PROTOCOL ANALYSER**

**A Thesis Submitted  
In Partial Fulfilment of the Requirements  
for the Degree of**

**MASTER OF TECHNOLOGY**

**by  
Major S. L. KAPOOR**

*to the*

**DEPARTMENT OF ELECTRICAL ENGINEERING  
INDIAN INSTITUTE OF TECHNOLOGY, KANPUR  
JANUARY, 1987**

3 NOV 1957  
CENTRAL LIBRARY

Doc. No. A 98558

EE-1987-M-KAP-DES

## CERTIFICATE

Certified that this work 'DESIGN OF WORKSTATION BASED X.25 PROTOCOL ANALYSER' by Maj SL Kapoor has been carried out under my supervision and this has not been submitted elsewhere for a degree.

*K R Srivathsan*

( K.R. Srivathsan )  
Assistant Professor  
Department of Electrical Engineering  
Indian Institute of Technology  
Kanpur.



## ACKNOWLEDGEMENT

I express my deepest sense of gratitude to Dr. K.R. Srivathsan for leading me to the field of Network Communication and for his able guidance and encouragement during the course of the present work.

My thanks to Mr. Prem Malhotra, Mr. G.N.M Sudhakar, Mr. Y.S. Ramakrishna, Mr. Nandi, Research Engineering and Mr. S.S. Bhatnagar for the help provided during the project work.

I appreciate all my friends for valuable suggestions provided by them. My special thanks to Mr. Praveen Kumar Sharma whose moral support for late night laboratory working has seen the project coming to an end.

I wish to acknowledge Mr. C.M. Abraham and Mr. A.K. Singh for their neat and careful typing.

I will be failing in my duties if I do not express thanks to my wife Alka & children for keeping their patience inspite of boredom created by me during final days of project period.

Maj. S.L. Kapoor

## ABSTRACT

CCITT Recommendations X.25 is the most popular protocol among designers of communication networks. Multi vendor development of various equipment comprising a network has led to the development of protocol analyzer. The protocol analyzer allows network monitoring, testing and performance analysis independent of hardware and software composition. It permits a user to view network traffic, simulate to node or network wide traffic and drive network statistics.

The present work is aimed to design workstation (I 8085) based X.25 protocol analyser using multiprotocol serial controller (MPSC) I 8274 interface. The hardware interface has been designed to generate X.25 packet format. Software in assembly language has been written to obtain the functions of protocol analyser. The system has been tested by generating and transforming data in X.25 format between two workstations. Few suggestions for future designers of PC based protocol analyser have been made.

## LIST OF TABLES

Table No.	Title	Page
1.1	Vendors whose X.25 Interfaces have been certified by Tymnet	5
2.1	Control Field Format	11
2.2	Commands and Responses	11
4.1	Characters to be typed for Packet Generation	57

## LIST OF TABLES

Table No.	Title	Page
1.1	Vendors whose X.25 Interfaces have been certified by Tymnet	5
2.1	Control Field Format	11
2.2	Commands and Responses	11
4.1	Characters to be typed for Packet Generation	57

## CONTENTS

	Page
Chapter 1 INTRODUCTION	1
1.1 Historical Background	1
1.2 An Overview of X.25	2
1.3 Need of a Protocol Analyser	6
1.4 Objective of the Thesis	6
1.5 Organisation of the Thesis	6
Chapter 2 CCITT RECOMMENDATION X.25	8
2.1 Introduction	8
2.2 Physical Level	8
2.3 Link Level Interface LAPB	10
2.3.1 Introduction	10
2.3.2 Elements of LAPB	11
2.3.3 Description of LAPB	16
2.4 Packet Level Interface	20
2.4.1 Introduction	20
2.4.2 Packet Format	21
2.4.3 Virtual Circuit Set up and Clearing	23
2.4.4 Data Transfer	27
2.4.5 Error Recovery	33
2.5 Optional User Facilities	36
2.5.1 Introduction	36
2.5.2 Closed User Group	37
2.5.3 Flow Control Parameter Negotiation	37
2.5.4 Throughput Class Negotiation	38
2.5.5 One way Logical Channel	38
2.5.6 Packet Retransmission	38
2.5.7 Reverse Charging	38
2.5.8 Fast Select	39
2.6 Summary	39

	Page
Chapter 3	
HARDWARE IMPLEMENTATION USING MULTI- PROTOCOL SERIAL CONTROLLER (MPSC) I-8274	40
3.1 Introduction	40
3.2 Multiprotocol Serial Controller (MPSC) I 8274	42
3.2.1 CPU Interface	42
3.2.2 Interrupt Structure	44
3.2.3 Synchronous Operation - SDLC	45
3.2.4 Internal Priority Resolution: Non-vectorred Mode	47
3.2.5 Hardware Implementation	49
3.3 Summary	50
Chapter 4	
SOFTWARE IMPLEMENTATION OF X.25 PROTOCOL ANALYSER USING MPSC INTEL 8274	51
4.1 Introduction	51
4.2 Aim of Protocol Analyser	51
4.3 Some Commercial Protocol Analyser	52
4.3.1 Teklek Designed TE-92C Protocol Analyser	52
4.3.2 Hewlett Packard Protocol Analyser	52
4.4 Workstation Based X.25 Protocol Analyser	53
4.4.1 Software Implementation of LAPB	53
4.4.2 Description of Software	56
4.5 Summary	58
Chapter 5	
CONCLUSION AND RECOMMENDATIONS	59
5.1 Conclusion	60
5.2 Some Suggestions	60
5.2.1 Physical Level	60
5.2.2 Frame Level	60
5.2.3 Packet Level	60
5.3 Summary	62

Appendix A	DIFFERENCES IN LAP AND LAPB
Appendix B	SUMMARY OF CHANGES: 1984 VERSION OF X.25
Appendix C	COMMON PACKET FORMATS
Appendix D	WIRING DIAGRAM INTERFACE CARD
Appendix E	COMMAND/STATUS DESCRIPTION I 8274
Appendix F	SOME IMPORTANT HINT ON MPSC I 8274
Appendix G	FLOW CHART FOR PROTOCOL ANALYSER
Appendix H	SOFTWARE LISTINGS

## CHAPTER 1

### INTRODUCTION

#### 1.1 HISTORICAL BACKGROUND

The 1970s saw the emergence of several computer networks around the world. Some of these are the ALOHA, ARPANET, SNA of IBM [1] CAMBRIDGE UNIVERSE and others [2]. The objective of these networks varied from resource sharing and remote accessing of computer systems to electronic mail and messaging services. The early networks evolved independently and each had substantially different protocols and network accessing procedures. As both the number and coverage of the network grew, the necessity for uniformity of procedures for interworking and user to network communication forced the international standard bodies to come up with recommendations of protocol standards. The period 1973-76 was assigned as study period by CCITT to examine the packet switching and recommend areas for standardization. The group drew considerable attention and made significant progress. Greatly accelerated by the efforts of the British Post Office, French PTT, Bell Canada and Telenet, CCITT produced an interface proposal for virtual operation over a packet switched network. After considerable changes due to pressure from number of participating nations these proposals



were approved and presented in Sep 1976 as CCITT Recommendations X.25. It defines 'an interface between Data Terminal Equipment (DTE) and Data Circuit Terminating Equipment (DCE) for terminals operating in the packet mode on Public Data Networks'.

Recommendations X.25 is applicable for system to system, system to network and network to network communication interface over a single serial link. It permits independent data transactions between one or more processes of a system or network at one end and one or more processes of the system or network at the other end. Unlike RS-232 C which utilized control characters for intelligible transaction between the two ends, X.25 has a very elaborate structure of packet transaction. The packet structure carries the necessary information for process and user identification, sequencing, negotiation, different types (such as command/Response, data or interrupt) and flow control. It may also carry information for certain optional special user facilities like, the fast select or reverse charging.

## 1.2 AN OVERVIEW OF X.25

The X.25 interface provides access to two basic services. The first is switched virtual call service (SVC). It is a temporary association between two DTE's and is initiated by one

DTE using a call Request packet to the network. The second is the permanent virtual circuit service (PVC). It is a bi-directional, transparent, flow controlled path between a pair of logical or physical ports. It is a permanent association between two DTEs and does not use call establishment or call clear procedures. In both services, the sequence of reception of packets at the destination remains the same as that of transmission from the source.

The X.25 is defined in three levels. Level one specifies the functional and procedural characteristics at the mechanical and electrical levels. The widely used RS-232C [or V-24] standard is allowed to continue as an interim standard at this level. But, for better services and synchronous link facilities, the newly defined X.21 is expected to become the primary future standard. The second level provides the 'the link access procedures' (LAP) both at local DTE to network and end-to-end DTE to DTE transactions. The LAP originally developed in 1976 used principles of ISO's HDLC [3]. The LAP of HDLC had certain deficiencies in the negotiation procedures to set up the transaction parameters. CCITT in 1980 approved a modified LAP called the 'Balanced Link Access Procedures' or LAPB. It is fully compatible with balanced asynchronous mode of HDLC and is preferred as it provides error free and flow controlled access link between DTE and DCE. Few common differences between LAP and LAPB are attached in Appendix A.

X.25 is a full duplex synchronous protocol that can be used with links operating upto 56 Kbps. The packet addressing scheme permits upto 4096 users or processes at a given DTE to communicate over the link. While on one side X.25 has been universally accepted as standard interface protocol and majority of the computer terminals and network equipment being developed today are X.25 compatible, on the other hand X.25 interface may be made suitable to traditionally start/stop mode terminals through Packet Assembler/Disassembler (PAD). The PAD functions and parameters have been defined by CCITT recommendation X.3 [4]. The PAD receives information from start/stop mode terminals according to X.28 interface recommendation and provide a format compatible to X.25 by using interface defined by X.29.

X.25 is still partial in its recommendation. The CCITT, in order to accommodate various administration and vendors has left some of the aspects undefined and has recommended these for future development. X.25 has been revised again in 1984. These changes are listed in Appendix B [5]. X.25 has been accepted by users in overwhelming numbers. Several giants of the industry have elected to support X.25. Burroughs, CDC, DEC, Honeywall, IBM and Telenet have announced plan to implement X.25 in atleast some of their products. Table 1.1 lists the vendors whose X.25 interfaces have been certified by Tymnet [6].

Table 1.1

Vendors whose X.25 interfaces have been certified by  
Tymnet

Vendors	Interfaces
Associated Computer Consultants (ACC)	DEC RSX-11M resident
Cableshare	X.28/X.29 PAD and PDP-11 Front-End Processor
Cambridge Telecommunications(CTX)	IBM 3705 resident
Channel Systems International(CSI)	IBM Series 1 resident
Comm-Pro Associates	IBM 370x EP and NCP
CompuServe	PDP-11
Computer Communications,Inc(CCI)	CCI Front-End Processor
Dartmouth Time Sharing Systems (DISS)	Honeywell 716 and level 6
Data General	Eclipse Computers under Xodiac
Datapoint	6600,6000,5500,18000, 1170, and 1150 Series
Dave M. Grothe	X.25 Interfacing software
Dynapac	PAD and terminal
Gandalf	PAD
Honeywell	under Multics
Interactive Data Corporation(IDC)	Comten 36x0 resident
I.P. Sharpe	IBM 370xx
Memotec	Terminal concentrator
NCR/Comten	Comten 36x0 resident
Prime Computers	50 Series
SESA+Honeywell Communications,Inc.	DPS 25
Systar	IBM Series 1 resident
Tandem Computers	Any Tandem under Guardian D.S.

### 1.3 NEED OF A PROTOCOL ANALYSER

Recent years have seen tremendous growth in computer communication networks. Computer terminals and network equipments developed by many vendors are available in the market. To establish a communication network, the user has to select equipments produced by different vendors, giving rise to compatibility problems. To meet such eventualities a test equipment, which offers facilities for installation, monitoring, fault diagnosis and simulation of a network or of a terminal equipment is the need of hour. Protocol Analyser has been developed to ~~meet the above~~ <sup>meet the above</sup> requirement.

### 1.4 OBJECTIVE OF THE THESIS

The aim of the present thesis is to review the X.25 standards and to develop an X.25 protocol analyser by designing an interface between multi-protocol serial controller chip (I 8274) and the existing work station (I 8085).

### 1.5 ORGANISATION OF THE THESIS

Chapter 2 summarizes the salient features of physical level (X.21), link level, and the packet level interface recommendations of X.25.

Chapter 3 presents a brief description of the multi-protocol serial controller chip (I 8274) and hardware implementation of the workstation X.25 interface.

Chapter 4 discusses the functions of protocol analyser and its design using workstation . It also presents the implementation of the physical level, link level and packet level of the protocol analyser.

Chapter 5 concludes the work. Suggestions are made for some useful additional features which can be added to the protocol analyser.

## CHAPTER 2

## CCITT RECOMMENDATIONS X.25

## 2.1 INTRODUCTION

The CCITT has formulated recommendation X.25 specifying the communication interface between the user system and the public packet switching networks. Fig. 2.1 shows the physical location of X.25 interface in the network. The X.25 protocol is independent of the internal structure of the packet switching. It assumes that nonpacket switched services have DTEs using Packet Assembly/Disassembly facilities conforming to the X.25 format. X.25 defines three levels of the interface communications. These levels, viz., Physical level, Link level, and the packet level are shown in Fig. 2.2.

## 2.2 PHYSICAL LEVEL

The physical level specifies the use of a duplex, point to point synchronous circuit for physical transmission path between DTE and the network. The CCITT recommendations, X-21 approved in 1976, defines how a DTE, sets up and clear calls by exchanging signals with the carrier equipment DCE. These digital circuit recommendations have superior error characteristics. However, in order to make use of existing circuits recommendati




Fig-2.1 X.25 Interface




Fig 2.2 X.25 Interface Structure.




Fig-2.3 Signals Used in X.25



X.21 bis was defined. The X.21 bis is compatible with the V-24 [7] (RS-232C) physical interface between DTE and the modem. The names and functions of eight wires defined by X.21 [8] are given in Fig. 2.3. The physical connector has 15 pins. The DTE uses the T and C lines to transmit data and control information respectively. The DCE uses the R and I lines for data and control. The S line contains a signal stream emitted by the DCE to provide timing information, so that DTE knows when each bit interval starts and stops. At the carrier's option, a B line may be provided to group the bits into 8-bit frames. If option is provided the DTE must begin each character on a frame boundary. If the option is not provided both DTE and DCE must begin every control sequence with at least two SYNC characters, to enable the other to deduce the implied frame boundaries. The communication between DTE and the DCE <sup>is</sup> established through calling and clearing procedures.

## 2.3 LINK LEVEL INTERFACE [9] - BALANCED LINK ACCESS PROCEDURE (LAPB)

### 2.3.1 Introduction

Link access procedures LAP and LAPB are used for data interchange between DTE and DCE. The procedures as mentioned in para 1.2 are compatible with standard bit oriented protocols HDLC and SDLC. Through a system of acknowledgement, error

detection and retransmission LAPB provides an essentially error-free data channel despite the unreliability of the physical medium. The information at the receiving end is delivered without loss, duplication and in the same sequence. The basic transmission unit at link level is the frame. The structure is compatible with SDLC. The information field is present only in the information and frame reject (FRMR) frames.

### 2.3.2 Elements of LAPB

The elements are defined in terms of action that occur on receipt of commands at a DTE or DCE. These elements are presented in succeeding paragraphs.

#### 2.3.2.1 Control Field Format

The control field format contains a command, response and sequence numbers whenever applicable. Three types of control field formats as shown in Table 2.1 are used to perform control functions. These are Information transfer (I frames), numbered supervisory frames (S frames) and unnumbered control function (U format). I format is used to perform information transfer. S format is used to perform link supervisory control function such as acknowledge I frame, request retransmission of I frames and request a temporary suspension of transmission of I frames. Unnumbered U format is used to provide additional link control functions.

Table 2.1  
Control Field Format

Control field Bits	1	2	3	4	5	6	7	8
I Frame	0	N(S)			P/F	N(R)		
S Frame	1	0	S	S	P/F	N(R)		
U Frame	1	1	M	M	P/F	M	M	M

Table 3.2  
Commands and Responses

Format	Command	Responses	Encoding							
			1	2	3	4	5	6	7	8
Information Transfer	I		0	N(S)			P	N(R)		
Supervisory	RR (Recv Rdy)	RR (Recv Rdy)	1	0	0	0	P/F	N(R)		
	RNR(Recv Not Rdy)	RNR	1	0	1	0	P/F	N(R)		
	REJ(Reject)	REJ	1	0	0	1	P/F	N(R)		
Unnumbered	SABM (Set asynchronous balance Mode)		1	1	1	1	P	1	0	0
	DISC (disconnect)		1	1	0	0	P	0	1	0
		UA (unnumbered acknowledgment)	1	1	0	0	F	1	1	0
		FRMR (Frame Reject)	1	1	1	0	F	0	0	1

Various parameters associated with control field format are :

Send State Variable  $V(S)$

It denotes the sequence number of next in sequence I frame to be transmitted.  $V(S)$  can take values from 0 through modulus minus 1. Its value is incremented by 1 with each successive I frame transmission, but at the DCE cannot exceed  $N(R)$  of the last received I or S frame by more than the maximum number of outstanding I frames (the window size  $K$ ).

Send Sequence Number  $N(S)$

Only I frames contain the send sequence number of transmitted frame.

Receive State Variable  $V(R)$

It denotes the sequence number of next in sequence I frames to be received. It can take value 0 through modulus minus 1. The value of  $V(R)$  is incremented by one with the receipt of an error free in sequence I frame whose send sequence number  $N(S)$  equals the receive state variable.

Receive Sequence Number  $N(R)$

All I and S frames contain  $N(R)$ , the expected sequence number of the next received I frames. Prior to transmission a frame, the value of  $N(R)$  is set equal to the current value of the receive state variable.  $N(R)$  indicates the DTE or DCE

transmitting the  $N(R)$  has received correctly all I frames numbered up to and including  $N(R)-1$ .

#### Function of Poll/Final Bit

The Poll/final (P/F) bit serves a function in both command and response frames. In command frames the P/F bit is referred to as a P bit. In response frame it is referred to as the F bit.

#### Command and Response

Various commands and Responses used by DTE and DCE are presented in Table 2.2. These are :

#### Information (I) - Command

It is used to transfer sequentially numbered I frames across data link.

#### Receive Ready Command and Response

It is used by the DTE or DCE to indicate that it is ready to receive an I frame and acknowledge previously received I frames numbered upto and including  $N(R)-1$ . RR is also used to clear a busy condition that was initiated by the transmission of Receive Not Ready (RNR).

#### Reject Command and Responses

Reject (REJ) supervisory frame is used by the DTE to request transmission of I frames starting with the frame numbered  $N(R)$ . I-frames numbered  $N(R)-1$  and below are acknowledged.

Additional I frames pending initial transmission may be transmitted following the retransmitted I frames. Only one REJ exception condition for a given direction of information transfer may be established at any time. The REJ condition is cleared upon the receipt of an I frame with an  $N(S)$  equal to the  $N(R)$  of the REJ frame.

#### Receive not Ready (RNR) Command and Response

It is used by the DTE or DCE to indicate a busy condition. I frames numbered up to and including  $N(R)-1$  are acknowledged. It is an indication that busy condition is cleared by transmission of UA, RR, and REJ frames.

#### Set Asynchronous Balance Mode (SABM) Command

It is used to place DTE or DCE in Asynchronous Balanced mode information transfer phase. DTE or DCE confirms acceptance of SABM command at first opportunity by transmission of UA response frame. Upon acceptance of this command the DTE or DCE set their send state variable and Receive state variables. Previously transmitted unacknowledged I frames remains unacknowledged.

#### Disconnect (Disc) Command

It is used by DTE or DCE to terminate previously set mode. It is used to inform the DTE or DCE receiving DISC that the DCE or DTE sending the DISC is suspending operation. On

reception of UA response DTE or DCE sending DISC enters the disconnected phase.

#### Unnumbered Acknowledged (UA) Response

It is used to acknowledge the receipt and acceptance of U format command. Received U format commands are not actioned until the UA response is transmitted.

#### Disconnected Mode (DM) Response

It is used to report a status where the DTE or DCE is logically disconnected from the link and is in the disconnected phase. The DM response is sent in this phase to request a set mode command or, if sent in response to the reception of a set mode command, to inform DTE or DCE that the DCE or DTE, respectively, is still in disconnected phase and cannot action the set mode command.

#### Frame Reject (FRMR)

It is used by DTE or DCE to report an error condition not recoverable by retransmission of identical frame.

#### Busy Condition

Busy condition results when a DTE or DCE is temporarily unable to continue to receive I frames due to internal constraints. RNR frame is transmitted from the busy DTE or DCE. I frames pending transmission may be transmitted from the busy DTE or DCE prior to or following the RNR. Busy condition is cleared by transmission of UA,RR,REJ or SABM commands.

### 2.3.3 Description of LAPB

2.3.3.1 Addressing Mode command word B is set to 1 upon acceptance of an SABM command from the DTE. Following addressing is used by DTE and DCE

Address	1	2	3	4	5	6	7	8
A	1	1	0	0	0	0	0	0
B	1	0	0	0	0	0	0	0

Frames containing command, transferred from the DCE to the DTE will contain address A. Frames containing responses transferred from the DTE to the DCE shall contain address A. Frames containing commands transferred from the DTE to the DCE shall contain the address B. Frames containing responses transferred from the DCE to the DTE will contain the address B.

### 2.3.3.2 Link Set Up

The link will be set up by continuous transmission of flags by DCE to mark the active channel state. On receipt of a SABM command, the DCE will return a UA response to the DTE and set both send and receive state variable to zero. If DCE wishes to set up the link, it will send the SABM command and restart timer  $T_1$ . After transmission of the SABM command  $N_2$  times by the DCE, recovery action will be initiated.



### 2.3.3.3 Information Transfer Phase

When the DCE has an I frame to transmit (or retransmit) it will transmit it with its  $N(s)$  equal to current send state variable and  $N(R)$  equal to current receive state variable. At the end of transmission of the frame, it will increment its send state variable by 1. Timer  $T_1$  will be started. If the send state variable is equal to last value of  $N(R)$  received plus  $K$  (where  $K$  is maximum number of outstanding I frames), the DCE will not transmit any new I frames, but retransmit an I frame. When DCE is in busy condition it may still transmit I frames, provided that the DTE is not busy itself.

When the DCE is not busy and receives with a correct FCS an I frame whose send state sequence number is equal to the DCE receive state variable, the DCE will accept the information and increase its receive state variable by 1. If it has an I frame for transmission it will acknowledge the received I frame by setting the  $N(R)$  in control field of the next transmitted I frame equal to the value of DCE receive state variable. If no I frame is available for transmission by the DCE, RR with  $N(R)$  equal to receive state variable will be transmitted for acknowledging the previously received frame. When DCE is in busy condition it will ignore the information contents of I frame.

When an 'out of sequence' frame (that is an information frame with its send sequence number error) is received, a frame reject is sent to the transmitting station. The transmitting station will retransmit all information frames starting from the earliest unacknowledged frame. The acknowledge timer  $T_1$  will protect against the loss or corruption of reject frames. A frame reject is transmitted following reception of an invalid frame that can not be corrected by retransmission which occurs under following conditions :

- - An invalid receive sequence number
- An information frame with an information field which is too long
- An invalid control field
- A non-information frame with an information field is received.

#### 2.3.3.4 Link Disconnection

During the information transfer phase, the DTE will indicate disconnecting of a link to DCE by transmitting a DISC command. DCE will then response through a UA response to DTE and enter the disconnected phase. If DCE wishes to disconnect the link, it will send DISC command and start Timer  $T_1$ . On receipt of UA response from DTE, DCE will stop its Timer  $T_1$ . Should Timer  $T_1$  expires before reception of the UA response from the DTE, the DCE will retransmit the DISC command and

restart Timer  $T_1$ . After transmission of DISC command  $N_2$  Times by the DCE, recovery action will be initiated.

### 2.3.3.5 Resetting Procedure

The resetting procedures are used to initialize both direction of information transmission. The DTE or DCE shall indicate a resetting by transmitting an SABM command. On receipt DCE or DTE, respectively will return, at the earliest opportunity, a UA response and reset its send and receive state variable to 0. This also clears a DCE and/or DTE busy condition.

### 2.3.3.6 System Parameters

As mentioned this takes into account whether the timer is started at the beginning or the end of the frame in the DCE. It protects against missing acknowledgements.

Maximum frame size  $N_1$  :

This limits the size of the information field (that is, level 3 packet) of an information frame. In the presence of transmission errors, link efficiency decreases with increasing  $N_1$ ; in contrast for highly reliable transmission media, the efficiency increases with larger  $N_1$ .

Number of attempts  $N_2$  :

To obtain an appropriate response to a transmitted frame the number of attempts are restricted to  $N_2$  to protect against

infinite delays. If the link cannot be restored in  $N_2$  attempts, link recovery action is initiated. For example if several attempts are made to reset the link and these fail to restore the link, one possible course is to clear level 3 virtual calls on the link and reset permanent virtual circuits

#### Window Size K :

The link level window size K restricts the maximum number of information frames that can be transmitted but remains unacknowledged. Reduction of the number of outstanding frames allows optimization of buffer usages among various users. In contrast, the efficiency of link utilization increases with K because less time is devoted to waiting acknowledgement. The window size K should not exceed 7 for modulo 8 (or 127 for link using modulo 128) to prevent any ambiguity in uniquely identifying a frame.

## 2.4 PACKET LEVEL INTERFACE [9]

### 2.4.1 Introduction

The packet level of the interface is the one which gives X.25 its character of a virtual circuit interface to a packet switched service. The packet level provides facilities to establish virtual circuits and to then send and receive data.

Each virtual circuit may be flow controlled using a window mechanism. Recovery from errors at the interface can be effect

using the reset, clear and the restart procedure. Also normal termination of a call closes the virtual circuits so that they can be used for other calls.

The packet level in X.25 interface uses packet interleaved statistical multiplexing to establish concurrent virtual circuits and consists of a number of logical channels each with a unique identifier. It is possible to have 16 groups of 256 channels each. The group are identified using four bits and the channel by eight bits in each packet header. Every packet carries a logical channel number which identifies the packet as either a switched or permanent virtual circuit for both direction of transmission. The range of logical channel number can be used by a DTE is established at subscription time by arrangement between DTE and the network. A DTE can have many switched and/or permanent virtual circuits active at the same time to other DTE's in the network. All packets associated with these calls share the same physical link and the link level error control procedure. Fig. 2.4 shows the logical structure of an association using X.25.

#### 2.4.2 Packet Format

X.25 specifies a number of formats for the packets passed between the DTE and the DCE in order to establish, use and clear virtual circuits. The general format of the packet is shown in Fig. 2.5(a) and 2.5(b). There are two types of packets, data




Fig. 2.4 Switched Permanent Virtual Call Between Two Users.

G	L	Channel	Control	c	Additional Control
F	C	Number	Information	/	Information & User Data
I	G			D	

Byte 1    Byte 2    Byte 3    |

GFI - General Format Identifier

LCG - Logical Channel Group

C/D - 0 for User Data Packet  
1 for Supervisory Packet.

Fig. 2.5 (a)

Q	D	O	1	LOGICAL
CHANNEL NUMBER				
P(R)		M	P(S)	
			O	

- Q - Data Qualifier Bit
- D - Delivery Confirmation Bit
- M - More Data Bit
- P(R) - Packet Receive Sequence Number
- P(S) - Packet Send Sequence Number

Fig. 2.5 (b) DATA PACKET FORMAT

packets and the supervisory packet. All packets carry a three octet common header field. The first field is common, the header is called the general format identifier and consists of four bits. The first bit is referred to as the Q-bit or quantifier bit. The Q-bit may be set to 1 or 0 on data packets to give two levels of data transmission. X.25 does not specify how these two level data packet may be used. The second bit is called the data confirmation bit or D-bit and is used to request end to end or local acknowledgement from the network. The third and fourth bit distinguishes between two possible window mechanism for flow control. Common packet formats have been shown at Appendix C.

#### 2.4.3 Virtual Circuit Set up and Clearing

The virtual call set up is an end to end procedure. The calling DTE selects a free logical channel and sends a call Request packet to its local DCE. The Call Request packet may contain optional fields in addition to the three byte header fields and the called DTE address. One of the optional fields is calling DTE address . Addresses are variable in length and each digit of the address is represented in binary coded decimal. A length field indicates the length of the variable address. The second optional field is the facility field and it specifies special facilities required by this call such as reverse charging. Another optional field is used to carry user data up to a maximum of 16 octets.

#### 2.4.3.1 Call Set up Procedure

The call request is transmitted through the packet switched network and the remote DCE then selects a logical channel to the called DTE and sends an Incoming call packet. The Incoming Call packet has the same format as the Call Request packet. If the called DTE decides to accept the call, it returns a Call Accepted packet to the DCE. Once the Call Accepted information reaches to the DCE, it transmits a call connected packet to the calling DTE. This establishes a virtual call between DTE's.

#### 2.4.3.2 Call Collision

During the call set up process, there is a possibility for call collision taking place at the remote DTE. Call collision takes place when the remote DCE selects a logical channel to send the incoming call but in the meantime the called DTE selects the same logical channel to initiate a virtual call by sending a Call Request packet. If free logical channel is available, the incoming call can be transferred to a free channel and can also proceed with outgoing call from DTE on the collided channel. If the call collision persists, then incoming call will be cancelled and a clear indication will be returned to the calling DTE with the clearing cause field indicating Number busy. When a virtual call is established, a logical channel number is assigned to the call at the DTE/DCE




interface. The logical channel numbers assigned at each end are different and are assigned independently.

#### 2.4.3.3 Call Clear Procedure

A virtual call cannot be established if the called DTE rejects an incoming call or if the attempt fails. In the event that the called DTE refuses to accept the call, it returns a clear Request packet to the DCE instead of call Accepted packet. The called DTE may set the Diagnostic code field in the clear Request packet to signal to the calling DTE the reason for not establishing the call. After issuing a clear request, the called DTE cannot use the logical channel to set up a virtual call until it receives a clear confirmation packet from its DCE. At the calling end, the DCE sends a clear indication packet indicating the appropriate clearing cause and an octet of diagnostic information to the calling DTE. The calling DTE then returns a clear confirmation packet. If for some reason the network is not able to set up a virtual call, it sends a clear indication packet with the reason for clearing.

Either DTE can terminate an established virtual call. This is done by sending a clear request packet to the DCE. The receipt of the clear confirmation packet completes the clearing procedure and the released logical channel can be used for another call. Fig. 2.6 shows the call establishment,



Legend:

D — Data

$D, P(r), P(s)$

$RR, P(r)$

$P(r)$  — Packet Receive Sequence Number

$P(s)$  — Packet Send Sequence Number

RR — Receive Ready

Fig. 2.8 Establishment Data Transfer  
2 Call Clear Phases: Window Size-2

data and call clear phase of a virtual call.

#### 2.4.4 Data Transfer

##### 2.4.4.1 General

The called DTE enters the data transfer phase as soon as it sends a Call Accepted packet to the DCE and it can start sending data packets on the established logical channel. Similarly, the calling DTE enters the data transfer phase after receiving the call connected packet. In the case of permanent virtual circuits, data packets can be sent at any time once the link is active. Fig. 2.5(b) shows the data packet format. The first three bytes contain common header information. A 0 in the right-most field of the 3rd byte identifies this packet as a data packet. The data field of the packet may be of any length upto a maximum. The packet length may be set to different values at each end of the virtual circuit. Recommendations X.25 requires all networks to support a maximum data field of 128 octets. The data qualifier bit, the Q-bit, in the general format identifier allows two different levels of data.

##### 2.4.4.2 Flow Control in Data Transfer

All the data packets on a given virtual circuit are numbered sequentially and, normally, a modulo 8 numbering scheme is used. The sequence number are placed in the third octet and coded in binary form. The send sequence number,  $P(s)$ , is

assigned a value zero for the first data packet in either direction after the virtual circuit has been established. The maximum number of sequentially numbered data packets that a DTE or DCE may transmit, before authorization from the network or DTE, may never exceed seven for the modulo 8 numbering scheme. The actual maximum value called the window size is set at a constant value for each logical channel either at subscription time or at call set up time using an optional user facility. The default window size is two. A DTE defines two window sizes, the remote window size which specifies the number of data packets the DTE can transmits without authorization, and the local window size which specifies the number of data packets that the DTE is willing to receive before authorizing the transmission of more data packets. The send sequence number associated with the data packets on a virtual circuit allows both the DCE and the DTE to detect loss of data packets thereby maintaining the integrity of the data transfer. The send sequence number is also used to maintain the flow control of data packets across the DTE/DCE interface.

In addition, each data packet carries a packet receive sequence number,  $P(R)$ , which is used to authorize the transmission of additional data packets. The number of packet allowed to be sent is equal to window size. The authorization

to transfer more data packets can be piggy backed onto data packets flowing in reverse direction. If there is no data in reverse direction and if a DTE or DCE wishes to authorize the transmission of one or more packet, it can send a Receive Ready (RR) control packets. If for any reason the DTE or DCE cannot accept data packets on a logical channel, it can transmits a Receive Not Ready (RNR) packet. A transition back to the normal data receive mode is achieved by forwarding an RR packet. The P(R) numbers transmitted across a virtual channel allows flow control of data packets there by ensuring that the sending DTE does not transmit data at an average rate that is greater than the rate at which the data can be received by receiving DTE.

#### 2.4.4.3 Flexibility of Data Size

X.25 allows two communicating DTE's to select their own packet size for virtual circuit operation. Therefore, when different maximum packet sizes are used at each end of a virtual circuit, the number of data packets arriving at the destination DTE may be greater or smaller than the number originally sent by the source DTE. In general, a user data packet will not be combined with other preceding or succeeding packets. If the maximum packet size at the destination is less than that at the source, the network has to divide a packet into two or more packet. In order that the true size of a packet may be

indicated to the destination, the network uses the more data bit (M-bit) to define a logical sequence of a packet.

#### 2.4.4.4 Delivery Confirmation

The general format identifier also has a D-bit for delivery confirmation purposes. The delivery confirmation bit (D-bit) permits dynamic selection of P(R) significance on a packet by packet basis by the transmitting DTE. When the D bit is not used the P(R) number has a local significance that is the window rotation at the local DTE/DCE interface are totally independent of window rotations at the remote DTE/DCE interface Fig. 2.7 indicates the local P(R) significance.

When the delivery confirmation bit is set, the P(R) used to convey delivery confirmation information P(R) has end to end significance. Fig. 2.8 shows the end to end P(R) significance. Here the window rotation at local DTE/DCE interface is not made until the window is rotated at the remote DTE and acknowledgement is received through the network.

#### 2.4.4.5 Window Mechanism

X.25 uses a window mechanism to regulate the flow of data. The window size is constant and is between one and seven for modulo 8 numbering scheme. A DTE can transmit packet with sequence numbers within the window only. Fig. 2.6, shows data transfer using a window size of two. When a DTE starts





Fig 2.7 Local P(R) Significance



(d) - Data Confirmation Bit Set

Fig. 2.8 End-End P(R) Significance

transmitting data packets on a logical channel, the lower edge of the window is set to zero for the first packet. If the window size is  $W$ , the DTE can transmit upto  $W$  packets before receiving an acknowledgement. The acknowledgement can be piggy backed onto a data packet if there is data traffic in the reverse direction or a control packet can be sent. In any event, when the receive sequence number  $P(R)$  from the receiver reaches the sender, the lower edge of send window is set to  $P(R)$ . Now the sender can send packets numbered upto but not including  $P(R) + W$ . Therefore, as packets are transmitted and the acknowledgements returned, the lower and upper window edge rotate. A packet received with a  $P(s)$  outside the range between the upper and lower window edge is considered a procedural error and DCE will initiate a reset procedure on that logical channel. It is also possible to use a modulo 128 of packet numbering scheme by setting the third bit in the general format identifier.

#### 2.4.4.6 Interrupt Packets

X.25 provides the capability to send out of band signalling as represented by interrupt packet. The interrupt packet does not contain sequence number 0 and may be transmitted across the DTE/DCE interface even when packets are being flow controlled. Interrupts packets may contain upto 32 octets of user data and are delivered to the destination DTE even when it is not



accepting data packets. An interrupt packet is acknowledgement by an Interrupt confirmation packet only. One unconfirmed interrupt may be outstanding at a given time, interrupt confirmation has an end to end effect.

#### 2.4.5 Error Recovery

The following set of principles were established to handle packet level errors at the X.25 interface. They are :

- Procedural errors during call establishment and clearing are reported to the DTE by clearing the call.
- Most procedural error during the data transfer phase are reported to the DTE by resetting the virtual call.
- A diagnostic field is included in the reset packet to provide additional information to the DTE.
- Timers are essential for reduction of some dead lock conditions.
- Some DTE procedural errors are a result of the DTE and the DCE not being aligned as to the subscription option provided at the interface and,
- State tables define the action of the DCE on receiving various packet types in various states of interference.

The diagnostic aids at the packet level include the definition of standard diagnostics codes and an optional diagnostic packet. The diagnostic packet is used by the DCE

when restarting, resetting and clearing procedures are not appropriate. It requires no response from the DTE.

#### 2.4.5.1 Resetting Procedure

The reset procedure may be initiated either by the DTE or by the network when certain types of problems arise. The reset procedure does not clear a virtual circuit but simply reinitializes a permanent virtual circuit or virtual circuit in the data phase. The reset procedure clears all the sequence numbers associated with a virtual circuit to zero and any data and interrupt packets in transit are discarded.

A DTE initiates a reset procedure by sending a Reset Request packet to its DCE. The reason for initiating a reset is encoded in the packet. Some of the reasons for the reset are remote procedure error, local procedure error, net work congestion and PVC out of order. If the reset is initiated by the DCE, it sends a Reset indication packet. The resetting procedure is completed when a Reset confirmation packet is received by the DTE or DCE which initiated the reset. After the reset procedure, the virtual circuit is in data transfer state. Fig. 2.9(a) shows the resetting procedure.

#### 2.4.5.2 Restart Procedure

The restart procedure permits recovery from major failures. The restart procedure is used to reinitialize all the logical




Fig 2.9 (a) Reset Initiated By DTE




Fig 2.9 (b) Restart Procedure

- RR - Reset Request Packet
- RI - Reset Indication Packet
- RC - Reset Confirmation Packet

channels at the DTE/DCE interface. A restart is equivalent to clearing all the switched virtual circuits and a resetting of all logical channels for permanent virtual circuits. Therefore, the start procedure will bring the DTE/DCE interface to the original state it was in when the service was initiated. Procedure may be initiated by either the DTE/DCE.

The DTE initiates a restart by issuing a Restart Request packet to its local DCE. If the restart is initiated by the network, the DCE issues a Restart indication packet. A Restart confirmation packet completes the restart procedure. The reset and restart action can cause the loss of packet that have not been acknowledged at the DTE/DCE interface, Fig. 2.9(b).

## 2.5 OPTIONAL USER FACILITIES

### 2.5.1 Introduction

X.25 provides a number of optional user facilities. An optional facility may be requested when setting up a virtual<sup>circuit</sup> by using the facilities field in the Call Request packet. Certain facilities can be requested by the calling DTE and subsequently be negotiated by the remote DTE or DCE. Once the value of the facility has been established, it remains an effect until the call is cleared. It has two types of optional user facility: essential and additional facilities. Essential facilities may be available on all public data networks whereas the additional facilities may be available on particular network. A

number of optional user facilities are presented below :

### 2.5.2 Closed User Group

This facility defines a subgroup of network users. Members of closed user group are protected from unauthorized access and any call from a nongroup member is refused by the network. A DTE may belong to more than one closed user group. When setting up a virtual call, the calling DTE selects the closed user group by placing user facility parameters in the Call Request packet. This closed user group facility can be used to create a private subnet within a public data network.

### 2.5.3 Flow Control Parameter Negotiation

The flow control parameters are the packet length and window size for each logical channel. All public data network supports a window size of two and a maximum of data packet length of 128 octets at the packet level. Some DTE may require a larger window size and/or packet length for higher throughput. In order to increase these beyond the network default value, the information is sent to the called DTE in the Call Request packet. The called DTE accepts the call if it can support the flow control parameters, otherwise, it may reject by clearing the call or may negotiate it. The one rule with negotiation is that the DTE must negotiate towards a packet size of 128 octets and a window size of 2.

#### 2.5.4 Throughput Class Negotiation

Throughput class is defined as the number of octets per second that can be transferred on a virtual circuit. This facility allows negotiation on per call basis and the throughput class are considered independently for each direction of data transmission. The throughput class is a function of the amount of network resource allocated. Due to the statistical sharing of transmission and switching resources, it is not possible to guarantee that the throughput class can be reached 100% of the time. Default values agreed upon between the DTE and the network correspond to the maximum throughput class which may be associated with any virtual circuit at the DTE/DCE interface.

#### 2.5.5 One Way Logical Channel

With this optional facility, the DTE is allowed to initiate calls but is prevented from initiating outgoing calls.

#### 2.5.6 Packet Retransmission

This facility allows a DTE to request retransmission of data packet that have not been acknowledged. To initiate the retransmission, the DTE sends a Reject Packet to its local DCE. Only a DTE can send Reject Packets.

#### 2.5.7 Reverse Charging

Using this facility, the calling DTE indicates that the

called DTE is to be charged for the call. If the called DTE is not designated to accept reverse charging, the network will clear the call.

#### 2.5.8 Fast Select

The fast select facility allows upto 128 octets of user data to be appended to the Call Request, Incoming Call, Clear Request and clear indication packets. Using this facility one packet of data transfer needs only three packets to be transmitted. If the remote DTE did not subscribe to the fast select acceptance option, the network will block such calls to the DTE. The fast select facility becomes an essential facility in the 1984 version.

### 2.6 SUMMARY.

The salient points of three levels of interfaces were discussed in this chapter. The hardware implementation of these interfaces will be presented in Chapter 3. The software implementation will be presented in Chapter 4.


## CHAPTER 3

HARDWARE IMPLEMENTATION USING MULTIPROTOCOL SERIAL  
CONTROLLER (MPSC) - I 8274

## 3.1 INTRODUCTION

The task of LAPB implementation has been simplified by available hardware. Some of the commonly available chips providing link level interface are NEC 7201, Intel 82530, Intel 8273, Intel 8274 and AT and T X PC-8 (WE 386B). X PC-8 provides complete link level control and operates at 6 MHz with serial data rate upto 375 Kbps. The XPC-8 offers programmable features including programmable window size, programmable link assurance timers and a programmable retransmission counter. The XPC-8 operates either in an active or in a passive mode. Western Digital WD 2511 permits data rate of 100 Kbps. It also provides a programmable timer  $T_1$ , programmable retransmission counter  $N_2$  and a programmable address field. For the present work in designing an 'X.25 protocol Analyser' some of the LAPB and packet level protocols have been implemented by using hardware and software features of MPSC I 8274. Before discussing implementation aspects a brief review of the features of MPSC Intel 8274 is presented below.





System Interface Network Interface  
Fig. 3.1 8274 Block Diagram

CLK	1	40	VCC
RESET	2	39	CTSA
CDTA	3	38	RTSA
RXCBA	4	37	TxDA
CTDB	5	36	TXCA
CTSB	6	35	RxCA
TXCB	7	34	RxDA
TxDB	8	33	SYNDETA
RxDB	9	32	RDYA/RXDRQA
SYNDETA	10	31	DTRA
TXDRQA	11	30	IPO/TXDRQB
087	12	29	IPI/RXDRQB
086	13	28	INT
085	14	27	INTA
084	15	26	DTRB
083	16	25	A0
082	17	24	A1
081	18	23	CS
080	19	22	RD
			WR

### 3.2 MULTI-PROTOCOL SERIAL CONTROLLER (MPSC) I-8274 [10]

The MPSC Intel 8274 is designed to interface high speed communications lines using Asynchronous , IBM Bisync and SDLC/HDLC protocol to Intel microcomputer systems. It can be interfaced with Intel MCS-48, 85, 51, iAPX 86 and 88 families. The 8237 DMA controller, or the 8089 I/O processor in polled interrupt driven, or DMA driven modes of operation. The MPSC is 40 pin device. The chip block diagram and pin configuration are shown in Fig. 3.1 and Fig. 3.2 respectively.

In the present work MPSC-8274 has been programmed and used for Bit synchronous protocol (IBM SDLC) in Interrupt driven nonvectored mode. Like other synchronous modes, SDLC is initialized with mode parameters, such as, SDLC modes, SDLC polynomial, Request to send, Data terminal Ready, transmit character length, Interrupt mode, Transmit enable, Receive Enable, Auto Enable, and the External Status interrupts.

#### 3.2.1 CPU Interface

The CPU interface to the system interface logic block utilizes the  $A_0$ ,  $A_1$ ,  $\overline{CS}$ ,  $\overline{RD}$  and  $\overline{WR}$  inputs to communicate with the internal registers of 8274. Fig. 3.3 shows the addresses. Command parameter, and status information is held in 22 registers within the MPSC (8 write and 3 read registers for each channel). They are all accessed via the command ports. An internal pointer register selects which of the command or

CS	A <sub>1</sub>	A <sub>0</sub>	Read Operation	Write Operation
0	0	0	Ch. A Data Read	Ch. A Data Write
0	1	0	Ch. A Status Register RRo, RR1	Ch. A Command/Parameter WR0 - WR7
0	0	1	Ch. B Data Read	Ch. B Data Write
0	1	1	Ch. B Status Register RRo, RR1, & RR2	Ch. B Command/Parameter WR0 - WR7
1	x	x	High Impedance	High Impedance

Fig. 3.3. Bus Interface




Fig. 3.4. MPSC Interrupt Structure

status register will be read or written during a command/status access of an MPSC channel. After reset, the contents of the pointer register are zero. The first write to a command register causes the data to be loaded into write Register 0 (WRO). The three least significant bits of WRO are loaded into the command/status pointer. The next read or write operation accesses the read or write register selected by the pointer. The pointer is reset after the read or write operation is completed.

### 3.2.2 Interrupt Structure

The MPSC offers a very powerful interrupt structure which helps in responding to interrupt conditions very quickly. There are multiple sources of interrupt within the MPSC. However, the MPSC resolves the priority between various interrupting sources and interrupts the CPU for service through the interrupt line. All the sources of interrupts on the 8274 can be grouped into three distinct categories.

- (a) Receive Interrupts
- (b) Transmit Interrupts
- (c) External/Status Interrupts

The detailed set of interrupt is shown in Fig. 3.4.

An interrupt priority structure sets the priority between the interrupts. There are two programmable options available on the MPSC. The priority is set by write register  $WR_2$  (Ch A). Priority is shown in Fig. 3.5.

### 3.2.3 Synchronous Operation - SDLC [11]

#### 3.2.3.1 Transmission

After a channel reset, the MPSC begins sending flags. Following the flags the 8-bit address field control field and information field may be sent to the MPSC by the microprocessor. The MPSC transmits frame check sequence using the transmit buffer under run feature. The MPSC automatically terminates an SDLC frame when the transmit data buffer and output shift register have no more data to send. It does this by sending two bytes of CRC and then one or more flags. After a reset, the Transmit buffer under run/EOM status bit is in the set state and prevents the insertion of CRC characters during the time there is no data to send. Flag characters are sent. MPSC begins to send the frame when data is written into the transmit buffer. Between the time the first data byte is written and end of message, the Reset transmit buffer under run/EOM command must be issued. The transmit buffer underrun/EOM status bit is set at the end of message which automatically sends the CRC characters.

W R2A:D2	Highest		Lowest
0	RxA	TxA RxB Tx B ExTA	ExTB
1	RxA	RxB TxA Tx B ExTA	ExTB

Fig 3.5. Interrupt Priority

V7 V6 V5 V4 V3 V2 V1 V0	Original Vector Specified
8035 Interrupt Location	Interrupt Condition
V7 V6 V5 0 0 0 V1 V0	Ch.B Trans. Buffer Empty
V7 V6 V5 0 0 1 V1 V0	Ch.B Ext/Status Change
V7 V6 V5 0 1 0 V1 V0	Ch.B Recv.Ch. Available
V7 V6 V5 0 1 1 V1 V0	Ch.B Receive Error
V7 V6 V5 1 0 0 V1 V0	Ch.A Trans. Buffer Empty
V7 V6 V5 1 0 1 V1 V0	Ch.A Ext/Status Change
V7 V6 V5 1 1 0 V1 V0	Ch.A Recv Char. Available
V7 V6 V5 1 1 1 V1 V0	Ch.A Receive Error

Fig 3.6. MPSC Generated Intr Vector in  
"Status Affect Vector" Mode

### 3.2.3.2 Reception

After initialization, the MPSC enters the hunt phase and remains in the hunt phase until the first flag is received. The MPSC can be programmed to receive all frames or it can be programmed to the address search mode. In the address search mode only frames with addresses that match the value in write register WR<sub>6</sub> or the global address 'FF' are received by the MPSC. The control and information fields are received as data.

### 3.2.4 Internal Priority Resolution: Non Vectored Mode

The MPSC is capable of providing an interrupt vector in response from the CPU. WR<sub>2</sub> (channel B) contains this vector and can be read in status sregister RR<sub>2</sub>. WR<sub>2</sub> (Channel A) bit D<sub>5</sub> can be programmed to use MPSC in non-vectored mode. The vector stored in WR<sub>2</sub> (channel B) can be modified by the source of the interrupt. It is done by setting the status affect vector bit (WR<sub>1</sub>: D<sub>2</sub>). Three bits of vector are modified in eight different ways as shown in Fig. 3.6. In non-vectored mode, the MPSC does not responds to interrupt acknowledge  $\overline{\text{INTA}}$  sequences. The  $\overline{\text{INTA}}$  (Pin 27) must be pulled high for proper operation. CPU should read Read Register RR<sub>2</sub> (Ch B) in interrupt service routine to determine which interrupt require service. Setting of internal pointer inhibits acceptance of any additional interrupt and its leading edge starts the interrupt priority resolution circuit. The leading edge of read signal to retrieve

STATION A

STATION B




Fig. 3.7 Block Diagram : X.25 Packet Generation



the modified vector marks the end of interrupt priority resolution. If  $RR_2$  is specified but not read, no internal interrupts regardless of priority are accepted.

### 3.2.5 Hardware Implementation

The data from the 8085 work station is received by the MPSC in synchronous SDLC mode. The data is converted into X.25 packet format by using software features of the MPSC Intel 8274. The X.25 format packet is again transmitted out through TxD pin of Ch A of I 8274. Generated X.25 packet data is received at RxD pin of second Intel 8274 incorporated in other work station. Two work stations thus present a suitable model for DTE or DCE. The block diagram is presented in Fig.

3.7  $U_1, U_{11}$  are Hex inverters 7404.  $U_2, U_3$  and  $U_{12}$  are 8 input nand gate 7430, have been used to provide decoding circuit.  $U_2$  provide chip select for  $U_5$  a timer 8253 which is used as baud rate generator for Intel 8274 chip  $U_6$ , to clock the transmitted and received data.  $U_3$  provide chip select for Intel 8274,  $U_6$ .  $U_{12}$  provide chip select for  $U_{13}$ , an EPROM I 2732A.  $U_4$  is a Timer used to provide clock requirement of  $U_6$ .  $U_6$  is Intel 8274 which has been used in SDLC mode to generate X.25 packet format.  $U_7$  and  $U_8$  are MC 1489 used as receiver buffer.  $U_9$  and  $U_{10}$  are MC 1488 used as transmitter buffers.

The detailed wiring diagram is presented at Appendix D. The addresses of main chips are :

Chip	Addresses
(a) U <sub>5</sub> . Baud rate Generator	E <del>0</del> to E <sub>3</sub>
(b) U <sub>6</sub> MPSC	D <del>0</del> to D <sub>3</sub>
(c) U <sub>12</sub> EPROM	F <del>000</del> to FFFF

### 3.3 SUMMARY

A brief review of I 8274 was presented in this chapter. In present work Ch A has been used in Intr driven mode. I.8274 can be programmed to be used in DMA mode of operation. Chapter 4 will present software implementation of protocol analyzer using the I 8274.

## CHAPTER 4

# SOFTWARE IMPLEMENTATION OF X.25 PROTOCOL ANALYSER USING MPSC INTEL 8274

### 4.1 INTRODUCTION

Chapter 3 discussed the hardware implementation of physical level RS 232C and a few link level aspects using I. 8274. The world wide acceptance of X.25 standards brought in the market network equipments produced by various vendors, thus giving rise to the need of a protocol analyser which must be able to investigate following areas at hardware and software level.

- The user equipment
- Network equipment
- Physical transmission medium

### 4.2 AIM OF PROTOCOL ANALYSER

A protocol analyser has two main functions. To monitor data and to simulate data. In the monitor mode, the analyser decodes data either from the internal buffer memory or from a line and display it in a readily understandable format. The simulate function allows the user to select a DTE or DCE depending on the need, and whether the transmission is duplex or

simplex. It is desirable that it should be able to diagnose a problem remotely and yet to be able to be transported to the user site as and when necessary.

#### 4.3 SOME COMMERCIAL PROTOCOL ANALYSERS

4.3.1 Teklec designed the TE-92 X.25 tester in Nov 1978 [12]. As an analyzer TE 92C processes X.25 frames and packets, translating and displaying the control fields in X.25 mnemonics. It can monitor the line it is analyzing, in series or parallel at speed upto 128 Kbps. Full analysis display includes X.25 mnemonics at frame and packet level, CRC, frame length, number of flags between frames. Poll/final, Q, M, D bits N(C), N(R) GFI, LOGN and LCN. In simulator mode TE 92C appears as an X.25 network if connected to a user device under test. The unit can be configured either as DTE or a DCE.

#### 4.3.2 Hewlett, Packard [13], Protocol Analysers

HP 4951 A , HP 4953 A, HP 4955 A and HP 4971 protocol analyser have been developed to aid in the design and maintenance of networks. HP 4951 protocol analyzer alongwith software applications HP 18193 [14] is used for analysis and simulation of X.25 networks. The software package provides X.25 users with a high level tool for decoding, analyzing, triggering and simulation of X.25 data. It can be used in an X.25 data communication network using RS 232-C physical interface.

#### 4.4 WORK STATION BASED X.25 PROTOCOL ANALYZER

In this work X.25 protocol analyser has been designed by using the software facilities offered by MPSC Intel 8274. Suitable software for protocol analyzer has been written for LAPB and packet level implementation.

##### 4.4.1 Software Implementation of LAPB

LAPB protocol is implemented using software features of MPSC in SDLC mode. The parameters and way these are implemented is presented in succeeding paragraphs.

###### 4.4.1.1 Frame Format

The MPSC in SDLC mode generate a frame which is compatible with the LAPB frame format. The frame consists of five basic fields : Flag, Address Control, data and Error Detection. The frame is bounded by opening and closing flags. An address field is 8 bit, The control field is also 8 bit. The data field or information field may be any number of bits. A powerful CRC code can also be implemented in MPSC by proper initialization.

###### 4.4.1.2 Flag Sequence

All frame start and end with flag sequence consisting of one 0 followed by six contiguous 1s and 0.

#### 4.4.1.3 Address Field

The address restriction of A and B as laid down by LAPB protocol between DTE and DCE (as referred in 2.5.1), are implemented by writing contents of address byte in Write register 6 (WR 6) and by enabling the Address search mode by setting the 'D2' bit in write register WR3.

#### 4.4.1.4 Transparency

The transparency in DTE or DCE transmission and reception is obtained by zero bit insertion feature offered by MPSC. This ensures that no flag pattern of 01111110 is ever transmitted between flags.

#### 4.4.1.5 Frame Checking Sequence

Two CRC byte insertion at the end of data transfer and before closing flag are transmitted by writing proper contents in bit  $D_0$  and  $D_2$  of write register WR 5. A one in  $D_0$  enables the transmitter CRC generator. The CRC calculation is done when a character is moved from the transmit buffer into shift register. In SDLC mode, CCITT CRC polynomial ( $x^{16}+x^{12}+x^5+1$ ) is selected by writing a 0 in ' $D_2$ ' bit.

#### 4.4.1.6 Frame Abortion

Aborting a frame (as in LAPB) is caused by writing send Abort Command in WRO. This is done by writing (08 H) in WRO.

#### 4.4.1.7 Idle Channel State

When Intel 8274 is powered and Channel Reset it enters in idle channel state i.e. in contiguous 1's state.

#### 4.4.1.8 Active Channel State

After completing the initialization sequence the contiguous flag sequence is transmitted by DCE or DTE. This is done by bit  $D_5$  and  $D_4$  of write register 4. Writing 0 in  $D_4$  and 1 in  $D_5$  in write register 4 sets the MPSC in the SDLC mode and offer contiguous flag sequence in active channel state.

#### 4.4.1.9 Issue of Balance Mode Command

The command in LAPB is issued in order to establish communication between a DTE and DCE. Using MPSC communication is established by setting SDLC mode ( $WR_4$ ;  $D_5$ ,  $D_4$ ), SDLC polynomial ( $WR_5$ ,  $D_2$ ) Request to send, Data terminal ready transmit character length ( $WR_5$ ,  $D_6$ ,  $D_5$ ) Interrupt modes ( $WR_1$ ,  $WR_2$ ). Transmit enable ( $WR_5$ ,  $D_3$ ) Receive Enable ( $WR_3$ ,  $D_0$ ) Auto enable ( $WR_3$ ,  $D_5$ ) and Ext/Status Interrupt ( $WR_1$ ,  $D_0$ ).  $WR_4$  parameter must be written before  $WR_1$ ,  $WR_3$ ,  $WR_5$ ,  $WR_6$  and  $WR_7$ .

Detailed register wise description of these implementation is presented in Appendix E. Some important points on MPSC I 8274 are listed in Appendix F.

#### 4.4.2 Description of Software

The software for implementation of protocol analyser has been written in 8085 A assembly language. The program has been tested by arranging a demonstration between two work stations through multi protocol serial controller interface. One of the work station has been simulated as DTE (DCE) and another as DCE (DTE). The software consists of various sub-routines corresponding to different states the interface enters. The software has been listed in Appendix G.

##### 4.4.2.1 Initialization

The program starts with the initialization subroutine CLK, sets control registers of Timer (I 8253) and determines the baud rate. The subroutine INS initializes various registers ( $WR_0-WR_7$ ;  $RR_0-RR_2$ ) of Intel 8274 for Ch A and Ch B. It resets the Ch A and programmes various write registers for mode (SDLC), transmit and receive clocks, types of interrupts (non-vectored, status affect vector) and relative priorities among various interrupts (like receive buffer full, Tx buffer empty and special Ex. status interrupts). Various spurious interrupts generated before entering to active link state are made to reset. While in the active link state, subroutine BACK waits for instructions from user through keyboard. The analyser can be simulated as DTE or DCE by typing character # or \$ respectively. The system then enters the packet transfer state.



#### 4.4.2.2 Packet Transfer

Packets can either be transmitted or received to or from another end. Table 4.1 shows the characters to be typed for various types of packet generation and transmission.

Table 4.1  
Characters to be typed for Packet Generation

Types of Packets	Characters to be typed
CALL Request Packet	1
CALL CLEAR Packet	2
INTERRUPT Packet	3
CALL CONNECTED Packet	A
CLEAR CONFIRMATION Packet	B
INTR CONFIRMATION Packet	C
REJECT (Terminal busy) Packet	R
DATA Packet	D

The characters typed at keyboard are transmitted through MPSC transmit buffer and transmit serial register. Characters are received at work station monitor through MPSC receive buffer and receive serial register (refer Fig. 3.1). Packet transfer generate various types of interrupts as mentioned in (Fig. 3.4). Priorities, among these interrupts are resolved by

MPSC priority resolution circuit to generate highest priority interrupt pending at any time. The interrupt so generated is taken by work station (as RST 6.5) and program jumps to subroutine ISR through a Jump instruction (JMP, F171) at location 5812. Depending on specific types of interrupts generated various subroutines are carried out. Subroutine TEMTY and RCHR are carried out for packet transmission and reception respectively. Once the transmission/reception is over Transmit buffer under runs and special Receive Error Interrupt is generated and subroutine SPRCV is carried out. To maintain a constant touch between user and analyser messages are displayed at various stages. Detailed explanation of software is made clear through a flow chart presented at Appendix H.

#### 4.5 SUMMARY

In this chapter implementation aspects of LAPB protocol and software aspect of various function of protocol analyser were discussed. Thus the protocol analyser using work station can simulate DTE or DCE and can analyze packets confirming to X.25 format.

## CHAPTER 5

## CONCLUSION AND RECOMMENDATIONS

## 5.1 CONCLUSION

The present work intended to design an X.25 protocol analyzer. Recommendation X.25 was discussed in Chapter 2. LAPB and few packet level aspects were implemented. The software for 'protocol analyzer' was written and tested by arranging a laboratory demonstration. The communication between two work-stations through MPSC Intel 8274 interface cards was established. The system works satisfactorily upto 10 Kbps. The designed protocol analyzer adequately simulates a DTE or DCE and can either generate or analyse X.25 traffic. However, the present work station based protocol analyzer is not the one which is desired for extensive and efficient use for diagnosis and traffic analysis in futuristic X.25 based communication networks. The present analyzer lacks the speed, optional diagnostic facilities offered by X.25 and display messages required to isolate stages of faults. These limitation can be attributed firstly to limited capability of 8085 based work station and secondly to limited time devoted for development of the present work. It is hoped that if powerful PC's are used and sufficient time is devoted, the protocol analyzer so developed will be an effective tool with designers of X.25 based local area networks.

## 5.2 SOME SUGGESTIONS

### 5.2.1 Physical Level

At this level the analyzer tests, all the necessary RS 232 C signals. Any missing signal causes the test to halt with the missing signal identified via display as shown in Fig. 5.1. The transmitter is held because CTS (clear to send) is marking. Once this level passes correctly, the device immediately begins testing the frame level.

### 5.2.2 Frame Level

Testing starts from the link set up procedure of sending SABM mode and waits for UA response as shown in Fig. 5.2. All incoming frames will be validated for syntax and protocol logic and a response is generated on display. If the link cannot be established after n tries, the user could be informed of the link failure. The individual frame could be examined in the expanded mode as shown in Fig. 5.3.

### 5.2.3 Packet Level

Once the link level is up, testing proceeds to the packet level. The testing begins with restart procedure by sending a Restart Request packet automatically and waits for restart confirmation. The analyzer will display appropriate error message if confirmation is not received after n tries. If confirmation

is received the analyzer informs the user that it is ready for a call. If all three level function satisfactorily, the analyzer will display 'PACKET LEVEL OK' and user may continue on call set up phase as shown in Fig. 5.4. The call establishment procedure can be started automatically or manually in the automatic mode, the predefined CALL REQUEST packet will be generated automatically and analyzer will wait for a call connected packet. Error conditions can be reported on display as and when they are encountered during analysis. In the manual mode, the test can be carried out by user in a step by step manner.

The device may count good frames, bad CRC frames and aborted frames on the line. It may also calculate the data throughput of each channel.

### 5.3 SUMMARY

As network architecture proliferates and become more and more complex, the demand for more sophisticated and more flexible test equipment will grow. In the long term, one can visualize the implementation of the CCITT concept of 'Universal Network' (Integrated Services Digital Network). However, it seems reasonable to suppose that goal will be achieved in a few years. At the very least one may expect to see an increasing trend towards national scale compatibility and with it the demand for network analysis and simulation over multilevel hardware and software.

Appendix A

(Please refer to 1.2)

DIFFERENCES IN LAP AND LAP B [ 9 ]

LAP	LAP B
1. Link Set up	
(a) DTE shall indicate its request by transmitting a SARM Command to DCE.	(a) DTE will transmit SABM Command to DCE. DCE will return a UA response and set both its send and receive state variable. V(S) and V(R) respectively 0.
(b) DCE will return a UA response to the DTE and sets its receive state variable V(R) to 0.	(b) When DCE wishes to set up the link it sends SABM Command and reset timer $T_1$ . On reception of 1 UA response from DTE, DCE resets both its V(S) and V(R) to 0 and stops timer $T_1$ .
(c) DCE shall transmit a SARM Command to the DTE and Start Timer $T_1$ . The DTE shall reciprocate by transmitting a UA response. On reception of UA response DCE will set its V(R) to 0 and Stop Timer $T_1$ .	
2. Information Transfer	
(a) DCE will not use RR, RNR, REJ supervisory Commands for flow control	(a) RR, RNR and REJ supervisory Commands are used by DTE and DCE for effective flow control.
(b) The information transfer phase is disconnected by issuing a DISC Command.	(b) The information transfer phase is disconnected by issuing a DISC Command.
	(c) It lays down standard procedures for collision of unnumbered commands.

### 3. Resetting Procedure

- |   |   |
|---|---|
| (a) Resetting procedure is used to reinitailize one direction of information transfer | (a) Resetting procedure is used to reinitialize both direction of information transmission. |
| (b) CMDR responses are used to enter to command rejection condition.                  | (b) FRMR response or DM responses are used to enter to frame reject condition.              |

Appendix B

(Please refer para 1.2)

SUMMARY OF CHANGES: 1984 VERSION OF X.25

The following is a list of major revision in 1984 version of X.25 as compaired to the 1980 version [5] .

1. Link Level

- (a) Multilink procedure are defined to increase reliability and band width. A level 3 packet can be transmitted over one or more links of the multilink group under the control of level 2.
- (b) Extended sequence numbering (i.e. modulo 128 arithmetic), is introduced to allow transmission over satellite links.
- (c) A new timer  $T_3$  for the idle channel state is introduced.
- (d) Miscellaneous changes in recovery action to increase link efficiency.

2. Packet Level

- (a) Datagram feature deleted.
- (b) The interrupt user data field in the interrupt packet is increased to 32 octet of data.
- (c) Fast select is made essential for all networks to provide. Its definition is extended to allow user data during both call set up and call clearing, regardless of when the care



is cleared.

- (d) Facility field in call Request, Incoming Call, Call Accepted, Call Connected, Clear Request, Clear Indication and Clear Confirmation Packets, is increased to 109 octets.
- (e) A new essential facility, the transit delay selection and indication facility, permits the selection of the quality of service by negotiating the delay. Transmit delay is expressed in terms of a 95% probability value.
- (f) Facilities are added so that X.25 can be used to interconnect public and private packet switched Networks. Closed user group with outgoing access selection (so that a private network may screen the right of setting up or accepting the closed user group call) and called line address modification. In addition, the maximum number of closed user groups to which a DTE can belong is extended to 10,000 and the cause code number space for restart, clear, and reset packets is partitioned between public and private networks.
- (g) Registration procedures are added so that a user can dynamically modify, ascertain, invoke, or revoke, some of the subscription facilities applying to the interface.
- (h) A mechanism is provided for explicitly selecting a sequence of transit networks during call setup per

agreement for a period of time through expansion of the Recognized Private Operating Agency (RPOA) facility.

- (j) Voice like features are added in the following facilities hunt group, call redirection notification, charging information local charging prevention, network user identification and called line address modification facility.
- (k) Major enhancements in the packet level error handling procedures, cause codes and diagnostics codes are introduced.

agreement for a period of time through expansion of the Recognized Private Operating Agency (RPOA) facility.

- (j) Voice like features are added in the following facilities hunt group, call redirection notification, charging information local charging prevention, network user identification and called line address modification facility.
- (k) Major enhancements in the packet level error handling procedures, cause codes and diagnostics codes are introduced.

## Appendix E

(Please refer to 4.4.1.4)


COMMAND/STATUS DESCRIPTION I-8274 [10]

The following commands and status bytes are used during reinitialization and **execution** phases of operation. All command/status operation on the two channels are identical, and independent, except where mentioned.

## 1. Write Register 0 (WRO)

MSB				LSB					
D7	D6	D5	D4	D3	D2	D1	D0		
<div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div>				Commond/status Pointer Register					
				0	0	0	-	Null Code	
				0	0	1	-	Send Abort (SDLC)	
				0	1	0	-	Reset Ext/Status Intr.	
				0	1	1	-	Channel Reset	
				1	0	0	-	Enable Int. on next RX Character	
				1	0	1	-	Reset TX Intr. Pending	
				1	1	0	-	Error Reset	
				1	1	1	-	End of Intr.	
				0	0			-	Null Code
0	1			-	Reset RX CRC Generator				
1	0			-	Reset TX CRC Generator				
1	1			-	Reset TX Buffer Underrun/EOM Latch				


## 2. Write Register 1 (WR1)




# Write Register 2 (WR2) (Channel B)

- This register contains the value of the interrupt vector placed on the data bus during intr ack. sequence.


## 4. Write Register 3 (WR3)



## 5. Write Register 4 (WR4)



## 6. Write Register 5 (WR5)



7. Write Register 6 (WR6)

D7	D6	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----	----

- Sync/Adress - This register contains the Address byte in SDLC mode.


8. Write Register 7 (WR7)

D7	D6	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----	----

- Sync/Flag - This register contains the flagecharacter (7E ) in SDLC mode .

9. Read Register 0 (RRO)


D7	D6	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----	----



RX Char Available  
 Intr Pending (Char only)  
 TX Buffer Empty  
 Carrier Detect  
 Sync/Hunt  
 CTS  
 TX Buffer Underrun/EOM  
 Break Abort



## 10. Read Register 1 (RR1)



## 11. Read Register 2 (RR2) (Channel B) only

Intr Vector - Contains the interrupt vector programmed into WR2. If the status affect vector mode is selected, it contains the modified vector. If no vector is pending the variable bits are set to one.

BYTES WRITTEN INTO WRO-WR7 FOR PRESENT WORK

Register	Byte
Ch A WR1	1F
WR2	00
WR3	D9
WR4	20
WR5	EB
WR6	66
WR7	7E
Ch B WR1	1C
WR2	00

Appendix F

(Refer para 4.4.1.9)

SOME IMPORTANT HINTS ON MPSC 8274 10 11

1. In Non-vector mode, the Interrupt Acknowledge pin (INTA) on the MPSC must be tied high through a pull up register. Failing to do so will result in unpredictable response from the I8274.
- 2, When receiving data in SDLC mode, the CRC bytes must be read by the CPU like any other data field. Failing to do so will result in receive buffer over flow. Also, the End of Interrupt frame indicates that the entire frame has been received.
3. Read register (RR2) contains the vector which gets modified to indicate the source of interrupt. However, the state of the vector does not change if no new interrupts are generated. The contents of RR2 are changed whenever new interrupts are generated. In order to get the correct information, RR2 must be read only after an interrupt is generated, otherwise it will indicate the previous state.
4. The MPSC initialization routine must issue a channel Reset Command. WR4 should be defined before other registers. At the end of initialization sequence, Reset Ext./status and Error Reset Commands should be issued to clear any spurious

interrupts which may have been caused at power up.

5. In SDLC/HDLC the transmit buffer under run/EOM must be reset to enable the CRC check bytes to be appended to the transmit frame or Transmit message. The Transmit buffer under-run/EOM latch can be reset only after the first character is loaded into the transmit buffer. When the transmit buffer under-runs at the end of the frame, CRC check bytes are appended to the frame/message. The transmit buffer under-run/EOM latch can be reset at any time during the transmission after the first character. However, it must be reset before the transmit buffer under-runs. Otherwise, both byte of CRC may not be appended to the frame message. While receiving, the CPU must read the CRC bytes before checking for valid CRC results in RRI.
6. In SDLC, sync character load inhibit must be reset to zero at initialization for proper operation.
7. EOI command can only be issued through channel. A irrespective of which channel had generated the interrupts.
8.  $IP_1$  (Pin.29) must be grounded.
9. Initialization sequence recommended must be followed strictly. After Ch. reset 2NOP instructions must be issued.

Appendix G  
(Please refer to 4.4.

```

ORG OF000H
READ EQU 0040H
PRINT EQU 0043H
BIHEX EQU 0058H
CRLF EQU 0046H
DELAY EQU 006AH
PNTMS EQU 005EH
MAIN: CALL CLK;      SET BAUD RATE
LXI H, 4800H;        LOC AT WHICH TX BEGIN
SHLD 4900H
LXI H, 4A00H
SHLD 4902H
CALL INS;            TO INITIALISE CH A OF 8274
MVI A, 0DH; *
OUT OD3H,
IN OD3H.
MVI A, 30H.
OUT OD2H;
MVI A, 38H
OUT OD2H.
MVI A, 28H:
OUT OD2H,
EI;
BACK: IN OF9H
ANI 02H
JZ BACK;
IN OF8H
CPI 23H
JZ SDTE
CPI 24H
JZ SDCE
CPI 31H
JZ PKT1;
CPI 32H
JZ PKT2;
CPI 33H
JZ PKT3;
CPI 41H
JZ PKT4;
CPI 42H
JZ PKT5;
CPI 43H
JZ PKT6;
* SIM;
/ MVI A, 02

```

RESET ALL SPURIOUS EXT STATUS INTR

ENABLE INTR

WAITS FOR CHS TO BE TYPED

TYPE 1 FOR CALL REQ PACKET

TYPE 2 FOR CALL CLEAR PKT

TYPE 3 FOR INT PACKET

TYPE A FOR CALL CONNECTED PKT

TYPE B FOR CLEAR CONFIRMED PKT

TYPE C FOR INTR CONFIRMED PKT

SET MASK TO INTERRUPTS EXCEPT RST 6.5

```

CPI 44H
JZ PKT7;          TYPE D FOR DATA PACKET
CPI 52H
JZ PKT8;          TYPE R FOR REJECT RESPONSE PKT
JMP BACK
PKT1:MVI A, 0BH
STA 4802H
TRANS:CALL SETR
TRANS1:MVI A, OCOH
OUT ODOH;         ADDRESS BYTE TRANSMITTED
MVI A, OCOH;      RESET TX UNDERRUN/EOM LATCH
OUT OD2H
WAIT:MVI D, 50H;   WAIT FOR INTR GENERATION FROM 8274
LOOP:LXI B, 0FFFFH
CALL DELAY
DCR D
JNZ LOOP
JMP WAIT
SDTE:LXI B, DTE;   DISPLAY 'DTE SIMULATED'
CALL PNTMS
CALL CRLF
CALL CRLF
JMP BACK
SDCE:LXI B, DCE;   DISPLAY 'DCE SIMULATED'
CALL PNTMS
CALL CRLF
CALL CRLF
JMP BACK
PKT2:MVI A, 12H
STA 4802H
JMP TRANS
PKT3:MVI A, 23H
STA 4802H
JMP TRANS
PKT4:MVI A, 0FH
STA 4802H
JMP TRANS
PKT5:MVI A, 17H
STA 4802H
JMP TRANS
PKT6:MVI A, 27H
STA 4802H
JMP TRANS
PKT7:LXI B, MSG3;  DISPLAY 'TYPE IN MESSAGE'
CALL PNTMS
CALL CRLF
PKT9: CALL READ
CPI 0DH

```

```

JZ PLACE
LHLD 4900H
MOV M, A;          STORES MSG TYPED AT 4800 ONWARDS
INX H
SHLD 4900H
JMP PKT9
PKT8:MVI A, 29H
STA 4802H
JMP TRANS
PLACE:MVI A, 21H
LHLD 4900H
MOV M, A
LXI H, 4800H
SHLD 4900H
JMP TRANS1
SETR:MVI A, 10H
STA 4800H
MVI A, 00H
STA 4801H
MVI A, 21H
STA 4803H
RET
CLK:MVI A, 36H;    INITIALISE CONTROL REGISTER & CTR 1 OF 8253
OUT OE3H
MVI A, 40H
OUT OE1H
MVI A, 06H
OUT OE1H
RET
INS:MVI A, 18H;    RESET CHANNEL A OF 8274
OUT OD2H
NOP
NOP
MVI A, 80H;        RESET TX CRC GENERATOR
OUT OD2H
MVI A, 02H
OUT OD2H;          SET INTR MODE IN WR2 (BOTH CH AS NON-VECTORED I
MVI A, 00H
OUT OD2H
MVI A, 04H;        SET CLK, SDLC (MODE) IN WR4
OUT OD2H
MVI A, 20H
OUT OD2H
MVI A, 07H;        SET 7EH AS SDLC FLAG
OUT OD2H
MVI A, 7EH
OUT OD2H

```

```

MVI A, 01H;          EXT INTR, TX INTR, RX INT ENABLED, STATUS A
                      AFFECT ; VECTOR SET IN WR1

OUT OD2H
MVI A, 1FH
OUT OD2H
MVI A, 05H;          TX CRC, TX ENABLED, CCITT CRC, DTR RTS SET
OUT OD2H
MVI A, 0EBH
OUT OD2H
MVI A, 06H;          SDLC ADDRESS BYTE SET IN WR6
OUT OD2H
MVI A, 66H
OUT OD2H
MVI A, 03H;          RX, RX CRC ENABLED RX CH LENGTH SET TO 8 BITS
OUT OD2H
MVI A, 0D9H
OUT OD2H
MVI A, 02H;          INTERRUPT MODES SET IN WR2 (CH B)
OUT OD3H
MVI A, 00H
OUT OD3H
MVI A, 01H
OUT OD3H
MVI A, 1CH
OUT OD3H
MVI A, 30H
OUT OD2H
MVI A, 10H;          SPURIOUS EXT STATUS INTRRS RESET
OUT OD2H
OUT OD2H
RET
ISR:MVI A, 02H; MODIFIED SOURCE OF INTR IS READ BY SPECIFYING;
                RR2 OF CH B AND COMPARED FOR NECESSARY ACTIONS

OUT OD3H
IN OD3H
CPI 10H
JZ TEMTY
CPI 14H
JZ EXTST
CPI 18H
JZ RCHR
CPI 1CH
JZ SPRCV
OUTR:MVI A, 38H;     END OF INTR COMMAND IN WRO
OUT OD2H
EI
RET
RCHR:IN ODOH;        CHS RECEIVED & STORED AT 4A00 ONWARDS

```

```

LHLD 4902H
MOV M, A
INX H
SHLD 4902H
JMP OUTR
TEMP:LHLD 4900H;    CHS TRANSMITTED 4800 ONWARDS TILL CHARACTER
MOV A, M
CPI 21H
JZ OUTT
INX H
SHLD 4900H
OUT ODOH
JMP OUTR
OUTT:MVI A, 28H;    TRANS BUFFER UNDERRUNS AT THE END OF TRANSMISSI
OUT OD2H
JMP OUTR
EXTST:MVI A, 10H;    EXT STATUS INTR RESET
OUT OD2H
JMP OUTR
SPRCV:MVI A, 01H;    AT THE END OF RECEPTION CRC BYTES ARE DELETED
OUT OD2H;            TYPES OF PACKET RECEIVED IS ANALYSED
IN OD2H;             DATA PACKET IS READ FROM 4A00 ONWARDS & DISPLAY
LHLD 4902H
DCX H
DCX H
MOV A, M
CPI 0BH
JZ CLRQ
CPI 13H
JZ CLRRQ
CPI 23H
JZ INT
CPI 0FH
JZ CLCN
CPI 17H
JZ CLRCN
CPI 27H
JZ INTCN
CPI 29H
JZ BUSY
CPI 2AH
JZ DISP
LXI B, MSG1
LAST:CALL PNTMS
LAST1:CALL CRLE
CALL CRLE
MVI A, 30H
OUT OD2H
OUT OD2H
JMP MAIN

```




```


CLRQ:LXI B, PK1
JMP LAST
CLRRQ:LXI B, PK2
JMP LAST
INT:LXI B, PK3
LMP LAST
BUSY:LXI B, MSG2
JMP LAST
CLCN:LXI B, PK4
JMP LAST
CLRCN:LXI B, PK5
JMP LAST
INTCN:LXI B, PK6
JMP LAST
DISP:LXI H 4A01H
CONT:MOV A, M
CPI 2AH
JZ LAST1
CALL PRINT
INX H
JMP CONT
MSG3:DB 'TYPE IN YOUR DATA FOR TRANSMISSION PUT ASTRIC & CR AT END
PLEASE*'
DTE:DB 'DTE SIMULATED**'
DCE:DB 'DCE SIMULATED*'
MSG1:DB 'ERROR REJECT PKT ASK FOR RETRANS*'
MSG2:DB 'TERMINAL BUSY*'
PK1:DB 'CALL REQ PKT RECD*'
PK2:DB 'CALL CLEAR PKT RECD*'
PK3:DB 'INTERRUPT PKT RECD*'
PK4:DB 'CALL CONNECTED*'
PK5:DB 'CALL CLEARED*'
PK6:DB 'INTERRUPT CONFIRMED*'
END


```


## Appendix H


(Please refer to 4.5.2)

FLOW CHART FOR PROTOCOL ANALYSER









## REFERENCES

- [1] Hoberecht V.L., SNA Function Management, IEEE Transactions on Communication, vol. COM-28, No.4, April 1980.
- [2] Wecker, Stuart, Computer Network Architecture, Special Issue of the Computer, Sept. 1979.
- [3] Osborn, Adam, An Introduction to microprocessors, Vol. 3, HDLC/SDLC Overview, Sept. 1978.
- [4] CCITT Recommendation X.3, Packet Assembly/Disassembly Facility (PAD) in a Public Data Network (Geneva, 1980).
- [5] Hoover, G-L and Sherif, M.H., 'X.25 Conformal Testing', a tutorial', IEEE Communication magazine, vol.24, No.1, Jan 1986.
- [6] Fitzpatrick, Chris and Don Hall, 'X.25 Status Review', TELE-Communications, May 1981.
- [7] CCITT Recommendation V.24, 'Lists of Definitions for Interchange Circuits between Data Terminal Equipment and Data Circuit Terminating Equipment',
- [8] CCITT Recommendation X.21, 'Interface between Data Terminal Equipment (DTE) and Data Circuit Terminating Equipment (DCE) for Synchronous Operation on Public Data Networks'.

- [9] CCITT Recommendation X.25, 'Interface between Data Terminal Equipment (DTE) and Data Circuit Terminating Equipment (DCE) for terminals operating in the packet mode on public Data Networks', (Geneva 1976, amended at Geneva, 1980).
- [10] Component Data Catalog, Intel, Multiprotocol Serial Controller (MPSC), pp 8-188, Jan. 1981.
- [11] Naqvi Sikandar, 'Synchronous Communication with the Intel 8274 Multi-Protocol Serial Controller', Intel Microcommunication Handbook, AP 145 Jun 1982, pp 9-226.
- [12] Leigh, Michael and Robert, Hess., 'X.25 Packet Switching Networks', Telecommunications, Global Edition Jan. 1983.
- [13] Keisling, Mark D, Moore Gales, Elizabeth, 'Serial Data Acquisition and Simulation for a high speed protocol Analyser', Hewlett Packard Journal, Jul 1985.
- [14] 'HP 4951 Protocol Analyser' - Software Solutions, 'Hewlett Packard', Technical Data, April 1986.



EE-1987-M-KAP-DES